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Abstract—A deep metastability measurement scheme has been
implemented on chip using digital circuits with 0.18 m tech-
nology. Compared with previous off-chip implementations using
analog circuits, the on-chip implementation allows integration
of both the synchronizer circuits and the measurement method,
and eliminates high-speed off-chip paths which are a source of
inaccuracy. It also makes control at the picosecond level easier
because of the inherent stability of digital integrating counters and
digital delay lines. Our results show that the digital delay line used
to adjust the data to clock times is controllable to an increment
of 0.1 ps, and the input time distribution is 5.2 ps compared with
7.6 ps for the analog version. Because of the use of high and low
counters, we can control the ratio of high to low outputs so that
the actual input distribution can be measured to within better
than 1 ps. The metastability time constant has been measured
down to 10 17 s which corresponds to an mean time between
failures (MTBF) of 100 seconds in an experimental time of 10
minutes and can be extended to a lower level by increasing the
measurement time. Our results also show that a new synchronizer
circuit designed for robustness to variation in Vdd performed at
least as well as the Jamb Latch at all values of Vdd, and is more
than 20% faster whenVdd was reduced by 25%.
Index Terms—Metastability, mean time between failures
(MTBF), NoC, synchronizer.
I. INTRODUCTION
AS THE SIZE of systems on chip (SoC) have increased,it has become difficult or impossible to accurately dis-
tribute a single global clock across the entire system [1], [2].
Future systems are likely therefore to consist of many indepen-
dently or semi-independently clocked regions, with a need for
synchronization of the data passing between them [3]. Conse-
quently, there will be many more synchronizers whose relia-
bility is crucial to the reliability of the entire system on chip.
Synchronizer outputs are assumed to be stable after a fixed time
interval, usually a clock cycle, therefore to know how reliable a
synchronizer circuit actually is, we should measure how often
the output changes after the clock cycle time. This is difficult
because we are looking for failure rates as long as some months
or years, therefore the reliability is projected from simulation
results or measurements that only measure failures over a few
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hours. The mean time between failures (MTBF) is used to rep-
resent the reliability of synchronizers. Normally, we obtain an
input time and output time relationship first and then the corre-
sponding MTBF can be computed. Simulators such as SPICE
[4] and MATLAB [5] have been used to estimate the MTBF
of synchronizers, but SPICE is not sufficiently accurate for long
metastability time prediction because some devices exhibit vari-
ations in at this point. Traditional off-chip measurement tech-
niques do not allow MTBF to be measured beyond the point
where any initial switching transient has died away sufficiently
to make accurate projections for long term reliability. This is
what we might call the deep metastability region.
To overcome the drawbacks of simulation methods and tra-
ditional measurement techniques, a new measurement method
has been proposed [6] to enables the measurements to be car-
ried out further into the deep metastability region. However, the
previous work in [6] was implemented by using off-chip analog
variable delay lines and an operational amplifier RC integrator
as components in a delay locked loop. Because of the instability
of the analog components, it is not easy to control the operation
of the delay lines or to characterize the actual synchronizer input
stimuli time distribution. On-chip implementation of the deep
metastability measurement using digital variable delay elements
and counters allows integration of both the synchronizer cir-
cuits and the measurement method, and eliminates high-speed
off-chip paths which are a source of inaccuracy. It also makes
control at the picosecond level easier because of the inherent
stability of digital integrating counters and digital delay lines.
This paper shows how the deep metastability measurement
method can be implemented on chip using digital variable delay
elements and counters. Section II reviews the metastability
theory and metastability measurement methods which include
the traditional measurement method and the deep metastability
measurement method. In Section III, the details of the on-chip
implementation are described. In Section IV, the measurement
results are shown and comparison is made between the simula-
tion results and the measurement results demonstrating that the
on-chip measurement circuit works as expected.
II. MEASURING METASTABILITY
A. Arbiters and Synchronizers
Metastability occurs in both arbiters [7] and synchronizers.
Arbiters are used to allow multiple processes to access to a
single shared resource while synchronizers are used to retime
the data passing between different clock regions in networks
on chip (NOC), though they have similar structure. A basic ar-
biter is made from two cross-coupled NAND gates as in [7].
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Metastability happens if the two requests arrive very close to-
gether. A D-type latch which is the basic element of a conven-
tional master–slave synchronizer, may also be made from two
cross-coupled NAND gates. Similarly, metastability happens if
the data and clock arrive very close together. For synchronizers,
we hope that the metastability can resolve as fast as possible.
The disadvantage of using NAND gates is that they are relatively
slow when compared with inverters, and thus metastability is
slow to resolve in a latch made from NAND gates. In order to
achieve a faster resolution time, cross-coupled inverters with set
and reset transistors have been used in the Jamb latch [4] circuit
which is commonly used as a synchronizer because of its good
performance. The details of the Jamb latch will be described in
Section III-B.
B. Metastability Theory
In a synchronizer, if the data input goes high sufficiently far in
advance of the clock edge, the synchronizer output will always
go high and if it is significantly after the clock it will always go
low. If the two edges are close enough, the high or low outcome
is affected by circuit noise and is non-deterministic. Here we
will define the separation between data and clock which gives
an exactly equal probability of a high or low outcome as the
balance point. In the absence of noise, an input exactly at the
balance point would take an infinite time to resolve. The syn-
chronizer response from metastability is usually exponential [6].
Thus, for inputs a time away from the balance point, where
is less than the metastability window, , the relationship
between resolution time and is given by
(1)
Customarily, is measured from the normal propagation delay,
. A small change in the input time will therefore cause a
change in the output time:
(2)
If the resolution time is longer than the time allowed for syn-
chronization, the synchronizer may fail as a result of an unde-
fined output level. The number of failure events caused by the
data edge occurring less than from the balance point in a
total time depends on the clock rate and the data rate and is
given by
(3)
From (3), the mean time between each failure event is
(4)
Using (1) and (4), MTBF can also be expressed in terms of
known system and circuit parameters:
(5)
The values of the circuit parameters are found in practice by
plotting ln(MTBF) against . From (5), the slope of this graph
Fig. 1. Traditional measurement method using two oscillators.
is . can be found from projecting the graph back to the
ln(MTBF) axis where , since at that point
(2)
C. Deep Metastability Measurement Method
As shown in Fig. 1, the traditional measurement method uses
two oscillators with a similar frequency to provide data and
clock for the synchronizer. In this way the overlap time between
data and clock is evenly distributed over a range of times equal
to the difference between the clock and data periods. The draw-
back of this method is that there are relatively few deep metasta-
bility events as these events are produced by very small overlap
times and they have very small probability. This makes it dif-
ficult to measure in the deep metastability region. Measure-
ments or simulation of the early deterministic region can give a
falsely optimistic result [4], [6].
Recently, a new measurement method called deep metasta-
bility measurement was introduced by Kinniment et al. in [6].
As can be seen in Fig. 2, the deep metastability measure-
ment method uses only one oscillator and two delay lines to pro-
vide data and clock for the synchronizer. One delay line is fixed
and the other one is variable. The output of the synchronizer is
used to control the variable delay line so that the loop settles
at a point where the number of high output events is the same
as the number of low output events. We call this the balance
point. When the loop has settled the distribution of data input
times is small, and close to a normal distribution. In this way the
synchronizer is forced into metastability on almost every clock
cycle and more deep metastability events can be observed. The
measurement can then be conducted in the deep metastability
region, which gives a more reliable result for the synchronizer
performance. Our measurement is made by comparing the dis-
tribution of input events with the distribution of output events. In
this experiment we count the number of input events where the
data is ahead of the balance point by times between 0 and and
then count the output events between infinity and a time .
The value of that gives the same output count as the input
count given by establishes the correspondence between
and . The method is described in detail in [6], and allows us
to construct the input time versus output time from the input dis-
tribution and output distributions recorded by the oscilloscope.
One problem is that the input time distribution is obscured by
measurement noise. In [6], it is also shown how this noise can
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Fig. 2. Deep metastability measurement.
Fig. 3. Variable delay line.
be removed by adjusting the ratio of high output events and low
output events.
III. ON-CHIP IMPLEMENTATION
As shown in Fig. 2, the on-chip measurement circuit is com-
posed of three parts: variable delay lines (VDLs), devices under
test (DUTs), and control logic. Together they form a feedback
loop to adjust the input time of the synchronizer. The details of
each part are described separately below.
A. Variable Delay Lines
There are two VDLs in the on-chip measurement circuit. One
is used to vary the delay in the DATA path and the other is used
to vary the delay in the CLK path. The VDL in the DATA path
is controlled by a 16-bit counter on the chip. The VDL in the
CLK path is controlled externally. Fig. 3 shows the architecture
of the VDL. The VDL is based on a current mirror structure
and has been proposed by Maymandi-Nejad and Sachdev [8].
Compared with traditional VDL, its advantage is that the delay
behavior is monotonic.
As can be seen in Fig. 3, a current starved buffer, M0–M5, is
the main element. The current through this buffer is controlled
by a current mirror circuit composed of transistors M2 and M11.
Because of the current mirror structure, the controlling transis-
tors do not have to be placed below the main N-type transistor,
Fig. 4. Devices under test.
so the charge sharing effect is reduced and the delay behavior of
the VDL is monotonic [8]. An appropriate current through M11
can be adjusted by turning on controlling transistors M6–M9,
while transistor M10 is always on as a base transistor. Here the
W/L of controlling transistors M6–M9 are arranged in a binary
fashion so that the number of controlling transistors can be min-
imized. In order to get a very small incremental delay and large
delay range, each VDL includes 4 cascaded stages similar to
Fig. 3. The maximum delay of each stage is different and is de-
signed to achieve an incremental delay of 0.1 ps and a delay
range of 0–500 ps.
B. Devices Under Test
Three different synchronizers have been incorporated on the
chip for measurement and comparison, namely Jamb Latch A,
Jamb Latch B and a robust synchronizer. A single latch from
each synchronizer is shown in Fig. 4.
As can be seen in Fig. 4(a), Jamb Latch A and Jamb Latch
B have the same structure but different output configuration
(output A for Jamb Latch A and output B for Jamb Latch B).
They have been reported to have different characteristics in the
deterministic region [9] and we want to confirm the effect. Jamb
latch is commonly used as a synchronizer because of its rela-
tively good performance. Here, the flip-flop is reset by pulling
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Fig. 5. Multiplexer circuit for DUTs.
node B to ground, and then set if data is high and clock is low,
by pulling node A to ground. Metastability occurs if the overlap
of data and clock is at a critical value which causes node A to be
pulled down, and node B to be pulled up to the metastable level.
A problem of the Jamb Latch is that metastability time constant
is sensitive to and temperature variation.
To overcome this problem, a robust synchronizer shown in
Fig. 4(b) has been proposed [10]. By increasing the latch current
only during metastability, the circuit can be made relatively in-
sensitive to and temperature variation without significantly
increasing the power. The structure of this circuit is shown in
Fig. 4(b). The power dissipation in the robust synchronizer is
greater than in the conventional Jamb latch during metastability,
but because metastability only lasts on average for a very small
proportion of the clock cycle time, typically less than 100 ps
of a 1 nS clock cycle, the average power dissipation is com-
parable. More importantly, the latch current which determines
the resolution speed of metastability is greatly increased during
metastability in the robust synchronizer. This allows the same
power budget to be used in a more effective way, and leads to a
faster resolution time especially at low . It is shown in [10]
that with similar power consumption the robust synchronizer is
faster than Jamb latch at 1.8 V and becomes much faster as
decreases. Each synchronizer described above is made from two
latches similar to Fig. 4. As shown in Fig. 5, all the synchro-
nizers share the same DATA, CLK and RESET signal. There is
a multiplexer for selecting different synchronizers on the chip
for measurement. When one of the synchronizers is selected,
its output goes through the multiplexer and the reset generation
circuits to generate the RESET signal for all the synchronizers.
The multiplexer here is used to make the testing circuitry iden-
tical for all designs, but it can introduce a relatively large delay.
In order to obtain the accurate output time, measurement points
are placed before the multiplexer.
C. Control Logic
The control logic is divided into two parts: controlling coun-
ters and reset generation circuits.
The controlling counters include one 16-bit main controlling
counter and two 8-bit ratio controlling counters. The outputs of
the main controlling counter are used to control the VDL in the
Fig. 6. Controlling counters.
Fig. 7. Loading circuit for controlling counters.
DATA path. The two ratio controlling counters are used to adjust
the ratio of high output events and low output events. Fig. 6
shows the details of the controlling counters.
As shown in Fig. 6, two D-flip-flops are used to detect output
events from the synchronizer. The ratio controlling counter 1
counts only when there is a low output event from the synchro-
nizer and it always counts down. The ratio controlling counter
2 counts only when there is high output event from the synchro-
nizer and it always counts up. The main counter counts only
when there is a carryout from either ratio controlling counter 1
or ratio controlling counter 2 and it can count up for counter 1
or down for counter 2, depending on the output event detected.
All the controlling counters must be loaded with initial values
at the beginning of test. Because of the limitation of the number
of pins, a multiplexed loading circuit is used for loading dif-
ferent controlling counters. Fig. 7 shows the architecture of the
multiplexer circuit.
As shown in Fig. 7, some registers are used for holding the
loaded values for different controlling counters. The clock sig-
nals of the registers are generated by ANDing the external clock
and the outputs of a decoder which is controlled by an external
select signal. If one controlling counter is selected, the corre-
sponding output of the decoder goes high and thus the external
clock can go through the AND gate to latch the data into the
registers of the counter.
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Fig. 8. Generation of RESET signal.
Fig. 9. Layout of on-chip measurement circuit.
To ensure that the measurements we make are consistent,
we always reset the devices under test before the data changes.
Fig. 8(a) shows RESET generation circuits. The RESET signal
is generated by ANDing the synchronizer output and the back
edge of the clock. In order to hold the RESET signal for some
time, another AND gate is used to add the delay. Fig. 8(b) shows
the generation of the RESET signal.
D. Layout of On-Chip Measurement Circuit
The on-chip measurement circuit has been fabricated using
UMC 0.18 m technology and its layout is shown in Fig. 9.
The control circuits are laid out using a standard cell library
and occupy the larger block in Fig. 9. The variable delay lines
and the devices under test are in the smaller custom designed
block. The power supply of the devices under test can be varied
separately from all other power supplies.
Fig. 10. Input histogram of Jamb latch A.
Fig. 11. Output histogram of Jamb Latch A.
IV. RESULTS
A. Input Histogram
Fig. 10 shows the input histogram for the Jamb Latch A syn-
chronizer at a of 1.8 V. The clock is used as trigger to ob-
serve the data. As shown in Fig. 10, the data time is held within
a very small range around the balance point of the synchronizer
demonstrating that the delay locked loop is stable. The standard
deviation of the distribution of data including oscilloscope mea-
surement noise is about 11 ps.
B. Output Histogram
Fig. 11 shows the output histogram of Jamb Latch A at a
of 1.8 V. Again, the clock is used as trigger to observe
the output of the synchronizer. For this experiment, we used a
ratio of 1:1 between high and low outputs. To achieve this, the
values of the two ratio controlling counters were both set to 1.
By using a digital histogramming oscilloscope the total number
of high output events and low output events can be recorded and
displayed. We recorded the output events over a period of time
and plotted the total number of high output events against that
of low output events in Fig. 12, where it can be seen that the
ratio of high to low output events is approximately 1:1, which
demonstrates that the ratio is held very constant over the time of
the measurement.
By setting different values for the two ratio controlling coun-
ters the proportion of high to low output events can be changed
and the median value of the input distribution can be shifted. The
relationship between the shift and the percentage of high output
events are plotted later in Fig. 13, which also demonstrates that
ZHOU et al.: ON-CHIP MEASUREMENT OF DEEP METASTABILITY IN SYNCHRONIZERS 555
Fig. 12. High output events versus low output events.
Fig. 13. Measurement of actual input distribution.
the measurement of input events can be made to an accuracy of
around 1 ps.
Finally, the output histogram in Fig. 11 is very similar to the
one given in Fig. 6 in [4], where the window of input events
has been shrunk to 10 ps, which demonstrates that the on-chip
measurement correlates to previously published results.
C. Corrected Input Histogram
The input histogram recorded on the oscilloscope also con-
tains the measurement noise from the oscilloscope itself which
is typically 9.2 ps according to the specification of the oscillo-
scope. Because of this relatively large measurement noise com-
ponent we cannot reliably use Fig. 10 to assign input times to
output times. We eliminate the measurement noise and find the
real density of inputs around the balance point by altering the
ratio of high to low outcomes, and hence shifting the balance
point. If we measure the time shift and we know the average
number of trajectories that have changed from high to low, then
we know the number of inputs within the time represented by the
shift despite any oscilloscope noise. In this way we can plot the
actual average number of trajectories against time. The correc-
tion of the input histogram can be done by adjusting the values
of the two sub-counters to produce different proportions of high
and low outputs from the synchronizer. This causes the balance
point which is the peak of the input histogram to shift in order
to achieve the proportions set by the sub-counters, and the pro-
portion of high outputs can be plotted against the shift as in the
method described in [6]. The shifts required to give different
probabilities of high outputs are plotted in Fig. 13.
Fig. 14. Corrected input histogram of Jamb latch A.
If we assume that the time of input events follows a normal
distribution, we can compare these shifts with distributions
having different values of standard deviation, . The line with
the closest fit to the points on Fig. 13 represents the cumulative
probability of a high output for a random input time deviation
of 5.2 ps, so we can conclude that the actual distribution has
a deviation of this value. Furthermore, the observed input
deviation of 11 ps is close to the square root of the sum of the
squares of 9.2 ps and 5.5 ps. The corrected input histogram is
shown in Fig. 14.
As can be seen from Fig. 14, the corrected input histogram has
a standard deviation of about 5.2 ps. This result demonstrates
that the feedback loop holds the delay difference between data
and clock to within very close limits, and that the distribution of
the delay difference is nearly random.
D. Input Time Versus Output Time
After getting the input and output histogram of the synchro-
nizer, the input time and output time relationship can be plotted
using the mapping method described in [6].
Fig. 15 shows the measured input time versus output time for
Jamb A, Jamb B and robust synchronizer at 1.8 V. In order to
avoid the problem of long connections on the chip and compare
the metastability characteristics of the three synchronizers, for
all measurements, output times are computed relative to the time
when the largest number of events are recorded. The reciprocal
of the slope of the curves in Fig. 15 represents the metastability
time constant . As can be seen from the figure outputs with
input time down to 10 s can be plotted, which corresponds
to an MTBF of 100 seconds given that both the clock frequency
and data rates are 30 MHz, thus can be measured in the deep
metastability region.
Fig. 16 shows the simulation results of input time versus
output time for the three tested synchronizers. Again output
times are made start from zero where the normal propagation
delay is. By comparing Figs. 15 and 16 it can be found that the
slope of the curves between 10 s and 10 s in the two
figures are similar. In the simulation results only the input time
down to 10 s are plotted because the minimum simulation
step used is 10 s. Below this value the accuracy of the
simulation results is not reliable. Figs. 15 and 16 show that the
robust synchronizer can be more reliable than both Jamb latch
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Fig. 15. Measured input time (s) versus output time (ns).
Fig. 16. Simulated input time (s) versus output time (ns).
A and B, that is, it has smaller , which leads to faster resolution
of metastability and thus fewer very long output times. This
is because the latch current which determines the resolution
speed of metastability is greater in the robust synchronizer
than it is in the Jamb latch during metastability. This also
makes the robust synchronizer much less sensitive to and
temperature variation. Figs. 15 and 16 also show that the three
tested synchronizers are slower in the deep metastability region
than they are in the deterministic region, which indicates that
the prediction of MTBF based on early simulation can lead to
falsely optimistic results.
E. Tau Versus
In order to compare the sensitivity of the Jamb latch and the
robust synchronizer to variation, we measured the value of
for different values of . Table I shows the measurement re-
sults. Here the simulation results are also shown for comparison.
TABLE I
TAU VERSUS V FOR JAMB B AND ROBUST SYNCHRONIZER
Table I shows that for both synchronizers, increases with
decreasing. This is because the latch current which deter-
mines the resolution speed of metastability decreases with
decreasing. As can be seen from Table I, the robust synchronizer
circuit performed at least as well as the Jamb Latch at all values
of , and was more than 20% faster when was reduced
by 25%.
Table I also shows that the values of match the simulation
results well when the input time is above 10 s which is the
minimum simulation step used. Below 10 s the simulation
results are not reliable, and Table I shows that the measured
below 10 s is greater than above 10 s, which means that
the tested devices are slower in the deep metastability region
than they are in the deterministic region. For this reason, we
cannot rely on simulation to predict MTBF at realistic synchro-
nization times, and it is necessary to check the value of in deep
metastability with accurate measurement.
V. CONCLUSION
A deep metastability measurement scheme has been imple-
mented on chip by using digital circuits and fabricated with
UMC 0.18 m technology. Compared with the previous off-
chip implementation using analog circuits, the on-chip imple-
mentation using digital circuits allows integration of both the
synchronizer circuits and the measurement method, and elim-
inates high-speed off-chip paths which are a source of inaccu-
racy. It also makes control at the picosecond level easier because
of the inherent stability of digital integrating counters and dig-
ital delay lines.
Our results show that the measurement method is stable and
reliable. The digital delay line was controllable to an increment
of 0.1 ps, and the input time distribution was 5.2 ps compared
with 7.6 ps for the analog version. Through the use of high and
low counters the actual input distribution could be measured
to within better than 1 ps. was measured down to 10 s
within an experimental time of 10 minutes, corresponding to
an MTBF of 100 seconds. By extending the measurement time
and filtering early responses in a future version of this chip, this
could be extended to 1 000 000 seconds or approximately 10
days MTBF. The responses from the tested devices were shown
to correspond with simulation down to 10 s, but values of
for input times below that reachable by simulation were shown
to be greater than simulation, which means that tested device is
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slower in the deep metastability region than it is in the determin-
istic region. For this reason, we cannot rely on simulation to pre-
dict MTBF at realistic synchronization times, and it is necessary
to check the value of in deep metastability with accurate mea-
surement. We have also made a comparison between the Jamb
latch and the robust synchronizer at different s, the results
show that the robust synchronizer circuit performed at least as
well as the Jamb Latch at all values of , and was more than
20% faster when was reduced by 25%.
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